



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 3753

<b>SERIAL NUMBER</b> 10/709,754	<b>FILING OR 371(c) DATE</b> 05/26/2004 <b>RULE</b>	<b>CLASS</b> 714	<b>GROUP ART UNIT</b> 2117	<b>ATTORNEY DOCKET NO.</b> BUR920040001US1
<b>APPLICANTS</b> JOHN M. COHN, Richmond, VT; CHRISTOPHER B. REYNOLDS, Underhill, VT; SEBASTIAN T. VENTRONE, South Burlington, VT; PAUL S. ZUCHOWSKI, JERICHO, VT;				
<b>** CONTINUING DATA *****</b>				
<b>** FOREIGN APPLICATIONS *****</b>				
<b>IF REQUIRED, FOREIGN FILING LICENSE GRANTED</b> <b>** 07/02/2004</b>				
Foreign Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no 35 USC 119 (a-d) conditions <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after met Verified and Acknowledged <i>John Ventrone</i> Examiner's Signature Initials		<b>STATE OR COUNTRY</b> VT	<b>SHEETS DRAWING</b> 2	<b>TOTAL CLAIMS</b> 30
			<b>INDEPENDENT CLAIMS</b> 4	
<b>ADDRESS</b> 23389				
<b>TITLE</b> A SYSTEM AND METHOD OF PROVIDING ERROR DETECTION AND CORRECTION CAPABILITY IN AN INTEGRATED CIRCUIT USING REDUNDANT LOGIC CELLS OF AN EMBEDDED FPGA				
<b>FILING FEE RECEIVED</b> 1036	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees ( Filing ) <input type="checkbox"/> 1.17 Fees ( Processing Ext. of time ) <input type="checkbox"/> 1.18 Fees ( Issue ) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit	